Abstract-We use a self-aligned, gate-last process providing n-type (InAs) and p-type (GaSb) MOSFET co-integration with a common gate-stack and demonstrate balanced drive current capability at about 100 μA/μm. By utilizing HSQ-spacers, control of gate-alignment allows to fabricate both n-and p-type devices based on the same type of vertical heterostructure InAs/GaSb nanowire with short gate-lengths down to 60 nm. Refined digital etch techniques, compatible with both sensitive antimonide structures and InAs, enable down to 16 nm diameter GaSb channel regions and 10 nm InAs channels. Balanced performance is showcased for both n-and p-type MOSFETs with Ion = 156 μA/μm, at Ioff = 100 nA/μm, and 98 μA/μm, at |VDS| = 0.5, respectively.
I. INTRODUCTION
High mobility materials such as narrow band gap III-V compounds offer a possibility to increase the MOSFET performance for both logic and high-frequency devices. Material options such as InAs and GaSb present high bulk mobility for electrons and holes, respectively, which makes the combination attractive for CMOS implementation. GaSb based transistor performance is currently limited by the gate-stacks and the reactive nature of the antimony-compounds imposes challenges in both material growth and device fabrication. [1] The continuation of the traditional down-scaling of MOSFETs for digital circuits has led to short channel effects due to deteriorated electrostatics [2] . 3D gate architectures are therefore proposed, and implemented, with gate-all-around (GAA) structures utilizing vertical nanowires as a strong candidate. Fundamentally, vertical nanowire MOSFETs presents a seamless way to decouple gate-length and contact geometry from the device footprint area. The small footprint also allows larger lattice mismatch without propagating defects, which simplifies integration of high mobility materials on top of Si substrates. [3] In this work, we demonstrate a streamlined co-integration process for p-and n-type MOSFETs, with a common gatestack, using a self-aligned, gate-last process. State-of-the-art vertical p-type GaSb MOSFET performance is demonstrated, with gm = 230 μS/μm, co-integrated with a strong InAs n-type device showcasing good off-state with Ion=156 μA/μm at Ioff = 100 nA/μm, all at |VDS| = 0.5 V ( Table 1) . The data includes 5x drive current improvement for the GaSb MOSFET combined with a 3x increase in gm as well as a decreased SSmin as compared to previous results [4] . The improvement is attributed to adjustment in the aspect ratio (Diameter:Lg) for the n-type and p-type devices, from 2:5 and 2:4 to 2:30 and 2:6, respectively, in order to achieve balanced drive currents. For the n-type device this has resulted in improved off-state characteristics reaching the Ioff = 100 nA/μm limit and simultaneously the p-type current has been improved with a 5 times higher Ion of 98 μA/μm ( Table 2 ).
II. DEVICE FABRICATION
The processed MOSFETs are based on vapor-liquid-solid (VLS) grown InAs-GaSb heterostructure nanowires overgrown with, a highly n-doped InAs shell. The implementation of an overgrown shell circumvents issues regarding etch selectivity and enables processing with hydrogen silsesquioxane (HSQ) allowing development of a self-aligned, gate-last process as the sensitive GaSb is protected by the InAs. Optimization of alcohol based digital etching, in conjunction with the gate last implementation, has enabled scaled diameters and selective digital etch of the channel region. Therefore, GaSb devices with diameters down to 16 nm have been achieved, which has proven crucial for improved performance. (Fig 1-a) .
After nanowire growth, an HSQ mask is applied whose thickness is controlled by the EBL exposure dose. The thickness control allows for varied gate-position along the nanowire, enabling p-and n-type devices to be fabricated from the same type of nanowires. The spacer is used as a template to align the top metal, which is applied by 200 nm sputtered W and 3 nm ALD TiN ( Fig. 1-b) . Prior to metal deposition, a citric acid dip is performed followed by HCL:IPA to remove the protruding InAs shell and restore the core-material. The applied metal is selectively removed from the planar surfaces by reactive ion etching leaving the finished top contact.
The HSQ mask, previously used for top contact alignment, is thinned by diluted HF 1:400 to form the bottom spacer and to expose the nanowire channel-region. The channel region is selectively digitally etched by 4 cycles of short ozone exposure followed by HCL:IPA 1:30 wet etch. The digital etch removes the InAs shell and further serves to trim the channel down to sub 25 nm diameters. A bilayer high-k is applied consisting of 6 cycles of Al2O3 and 36 cycles of HfO2, corresponding to an EOT of 0.85 nm (Fig. 1-c) . The result after high-k deposition is shown in Fig 2, presenting before and after SEM images of a single nanowire p-type device.
Finally, 60 nm sputtered tungsten is used as gate metal and the top edge aligned vertically by a back etched S1813 resist as etch mask for an SF6 dry etch. Afterwards an organic top spacer is defined followed by sputtering of the top contact consisting of Ni/Au (15/200 nm), see Fig. 1-d. III. MEASUREMENTS Fig. 3 and Fig. 4 represent combined output and transfer characteristics for InAs (LG = 150 nm, diameter = 10 nm) and GaSb (LG = 60 nm, diameter 22 nm) channel devices, cointegrated on the same Si substrate. The data are showcasing well behaved characteristics with maximum gm = 405 and 230 μS/μm, respectively, normalized to the total circumference, see Table 1 . A high Ion = 156 μA/μm (at Ioff = 100 nA/μm) is also achieved for the n-type device, representing a 14% improvement compared to previous vertical InAs MOSFETs [5] . Both the n-and p-type devices showcase good electrostatics with SSlin = 72 and 175 mV/dec, attributed to the aggressive diameter scaling (Fig. 5 and Fig. 6 ) and high-quality semiconductor/high-k interfaces. Also, the minimum subthreshold slope is maintained over a wide bias range for the n-type device (Fig. 6) , demonstrated that the co-integration process does not introduce a drastic increase in Dit for InAs. Notice that the InAs transistor is fabricated from a 200 nm long InAs segment, which introduces significant constraint on contact formation contributing to a comparably high Ron = 1.4 kΩ•μm for the n-type MOSFET. For the p-type device, contributions to the contact resistance from rapid re-oxidation of GaSb and injection via a, not optimized, broken bandgap source serves to further limit the on-state performance. The limited off-state can be attributed to background doping in the GaSb channel (Fig. 7) . [6] To demonstrate the improved digital etch technique and technology scalability, a p-type device with diameter down to 16 nm, although with longer gate-length of 150 nm is shown in Fig. 8 . Alcohol based digital etch techniques enable the aggressive diameter scaling. Notice the large difference between top contact diameter with respect to the channel region, which improves resistance originating from the drain contact. The device transfer characteristics is presented in Fig.  9 , showing that a high transconductance of 87 μS/μm can be maintained also when the diameter is scaled. Notably, the performance of GaSb p-MOSFETs strongly depends on the gate length. Also the off-state performance is improved, quantified by SSsat = 257 mV/dec (Fig. 10) . The output characteristics for this device (Fig. 11) showcase an exponential behavior that indicates the presence of a potential barrier (Fig.  12) which can be resolved by further contact optimization.
To visualize the performance improvements as compared to previous GaSb, as well as InGaSb, devices a gm versus SSsat plot is presented in Fig 12. Here, importance of scaling the gatelength and diameter is clearly emphasized. With a balance between SS and gm metrics also at scaled gate lengths, this work shows improved performance over state-of the-art GaSb MOSFETs, including InGaSb fin-FETs. [1] 
IV. CMOS IMPLEMENTATIONS
Many alternative co-integration strategies have been proposed and implemented utilizing the same material combination, namely InAs and GaSb, see Table 2 . One approach is to use nano-ribbons with a two-step transfer technique [7] . A variation of this technique with a one-step transfer was then showed [8] . A different approach was presented using a grown periodic InAs-GaSb planar structure where segments are selectively etched making separate lateral GAA InAs and GaSb devices [9] . The here used nanowire CMOS implementation based on vertical InAs-GaSb heterostructure nanowires, on top of Si, [10] has the potential to include heterostructure InAs-InGaAs segments [11] to reduce the off-state leakage and to further increase the transconductance. [4] In fact, we show a technology that can merge high transconductance n-type MOSFETs [11] with balanced CMOS implementation for high-speed logic and mixed applications. Table 2 , we note that the implementation presented in this work, represents the best set of combined metrics including gm vs SSsat. This work, shows that competitive device performance can be achieved within a co-integrated process, challenging other state-of-the-art III-V devices.
From the benchmarking of various all-III-V CMOS implementations in

V. CONCLUSIONS
We present an all-III-V co-integration process scaled to aggressive gate-lengths (LG = 60 nm) and diameters (DInAs = 10 nm, DGaSb = 16 nm). This has served to reach balanced drivecurrents for the III-V CMOS at 156 and 98 μA/μm for the nand p-type devices respectively ( n-type EDL [4] n-type [9] n-type [7] n-type [8] n-type [5] p-type [This work] p-type EDL [4] p-type [9] p-type [7] p-type [8] Table 2 . Benchmarking table with devices from other III-V CMOS processes as well as key p-and n-type standalone processes. Ion for InAs devices defined at Ioff = 100 nA/um limit and for GaSb/InGaSb p-type devices is defined at VDS = -0.5 V. Blank spaces are due to incomplete data.
